


Abstract of CITATION 2.

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2003023352 A

(43) Date of publication of application: 24.01.03

(51) Int. Cl

H03L 7/06
G11B 20/10
G11B 20/14
H03L 7/08
H04L 7/033

(21) Application number: 2001208348

(22) Date of filing: 09.07.01

(71) Applicant: SONY CORP

(72) Inventor: YAMAMURA TAKAYA
 YAMAOKA SHINSUKE
 KOTANI YASUTAKA
 OSABE HISAO

(54) CLOCK REGENERATION CIRCUIT

(57) Abstract

PROBLEM TO BE SOLVED: To provide a clock regeneration circuit in which frequency synchronization can be performed without exerting an adverse influence upon a clock regeneration part.

SOLUTION: The clock regeneration circuit is provided with clock regeneration means (1-8) and frequency detecting means (9-14) and by using an edge counter 11 for frequency detection for frequency synchronization, error output provided by a digital controller oscillator(DCO) 8 and the edge counter 11 becomes a 0th-order error not to be integrated. Even when a phase shift occurs in a regenerated clock, just a single frequency occurs and errors do not continuously occur.

COPYRIGHT: (C)2003,JPO

